





DATE : Oct. 11, 2011

SAMSUNG TFT-LCD

MODEL NO.: LTN156AT19-W

NOTE : Extension code [- Wxx] \rightarrow LTN156AT19- Wxx Surface type [A/G]

Any modification of Spec is not allowed without SEC's permission

Application engineering part, Mobile Division Samsung Electronics Co., Ltd.

Samsung Secret

 Doc.No.
 LTN156AT19-W
 Rev.No
 04-A00-G-111011
 Page
 1 / 31

②

(CONTEN	NTS				Appro	oval
Rev	vision His	tory				(3)
Ge	neral Des	cription				(4)
1	I.1 Absol	Maximum Rat ute Ratings o ical Absolute	f environm	nent		(5)
2. 0	Optical Ch	naracteristics				(7)
3			cs		G	(1	10)
4		gram CD Module Placement Str	ucture			(1	13)
5	5.1 Input 9 5.2 LVDS	Diagrams of	ver	or Transmitting		(1	14)
6	6.2 Timing	Fiming Parameters Diagrams of ON/OFF Sec		Signal		(1	19)
7. 0	Outline Di	mension				1.5)))
8. F	Packing					•	,
9. N	Markings (& Others				,	,
10.	General	Precautions					
11.	EDID					(2	7)
						(2	29)
nsung	Secret						
.No.	LTN15	56AT19-W	Rev.No	04-A00-	G-111011	Page	2 / 31



REVISION HISTORY

Approval

Date	Revision No.	Page	Summary
Oct, 11. 2011	A00	All	The approval specification of 15.6" SMS HD was issued first.

Samsung Secret

 Doc.No.
 LTN156AT19-W
 Rev.No
 04-A00-G-111011
 Page
 3 / 31



GENERAL DESCRIPTION

DESCRIPTION

LTN156AT19 is a color active matrix TFT (Thin Film Transistor) liquid crystal display (LCD) that uses amorphous silicon TFT as switching devices.

This model is composed of a TFT LCD panel, a driver circuit and a backlight unit.

The resolution of a 15.6" contains 1366 x 768 pixels and can display up to 262,144 colors.

6 O'clock direction is the optimum viewing angle.

FEATURES

- High contrast ratio
- HD(1366 x 768 pixels) resolution
- Fast Response
- LED Back Light with embedded LED Driver
- DE (Data enable) only mode
- 3.3V LVDS Interface
- Onboard EEDID chip

APPLICATIONS

- Notebook PC
- If the usage of this product is not for PC application, but for others, please contact SEC

GENERAL INFORMATION

Item	Specification	Unit	Note
Display area	344.232 (H) x 193.536 (V) (15.6"diagonal)	mm	
Driver element	a-Si TFT active matrix		
Display colors	262,144		
Number of pixel	1366 * 768	pixel	
Pixel arrangement	RGB vertical stripe		
Pixel pitch	0.252 (H) x 0.252 (V) (TYP.)	mm	
Display Mode	Normally white		
Surface treatment	Haze 25%, Hardness 2H		A/G

Doc.No.	LTN156AT19-W	Rev.No	04-A00-G-111011	Page	4 / 31	
---------	--------------	--------	-----------------	------	--------	--



Mechanical Information

Global LCD Panel Exchange Center

Approval

	Item	Min.	Тур.	Max.	Unit	Note
Horizontal (H)		358.8	359.3	359.8	mm	
Module size	Vertical (V)	209.0	209.5	210.0	mm	
0.20	Depth (D)	-	-	4.0	mm	
	Weight	-	-	430	g	

Note (1) Measurement condition of outline dimension


. Equipment : Bernier Calipers . Push Force : 500g ·f (minimum)

1. ABSOLUTE MAXIMUM RATINGS

1.1 ENVIRONMENTAL ABSOLUTE RATINGS

Item	Symbol	Min.	Max.	Unit	Note
Storage temperate	TSTG	-20	60	°C	(1)
Operating temperate (Temperature of glass surface)	TOPR	0	50	°C	(1)
Shock (non-operating)	Snop		240	G	(2),(4)
Vibration (non-operating)	Vnop		2.41	G	(3),(4)

Note (1) Temperature and relative humidity range are shown in the figure below. 95 % RH Max. $(40 \, ^{\circ}\text{C} \ge \text{Ta})$ Maximum wet - bulb temperature at 39 $^{\circ}$ C or less. (Ta > 40 $^{\circ}$ C) No condensation



- (2) 2ms, half sine wave, one time for $\pm X$, $\pm Y$, $\pm Z$.
- (3) 5 500 Hz, random vibration, 30min for X, Y, Z.
- (4) At testing Vibration and Shock, the fixture in holding the Module to be tested have to be hard and rigid enough so that the Module would not be twisted or bent by the fixture.

	Doc.No.	LTN156AT19-W	Rev.No	04-A00-G-111011	Page	5 / 31	
--	---------	--------------	--------	-----------------	------	--------	--



1.2 ELECTRICAL ABSOLUTE RATINGS

(1) TFT LCD MODULE

 V_{DD} =3.3V, V_{SS} = GND = 0V

Item	Symbol	Min.	Max.	Unit	Note
Power Supply Voltage	V _{DD}	V _{DD} - 0.3	V _{DD} + 0.3	٧	(1)
Logic Input Voltage	Vin	VDD - 0.3	V _{DD} + 0.3	V	(1)

Note (1) Within Ta (25 \pm 2 $^{\circ}C$)

(2) BACK-LIGHT UNIT

Ta = 25 ± 2 °C

Item	Symbol	Min.	Тур.	Max.	Unit	Note
LED Current	lι	-	22	-	mArm s	(1)
LED Voltage	VL	-	3.2	-	٧	(1)

Note 1) Permanent damage to the device may occur if maximum values are exceeded Functional operation should be restricted to the conditions described under normal operating conditions.

Doc.No. LTN156AT19-W Rev.No 04-A00-G-1110	Page 6 / 31
---	--------------------




2. OPTICAL CHARACTERISTICS


The following items are measured under stable conditions. The optical characteristics should be measured in a dark room or equivalent state with the methods shown in Note (5). Measuring equipment: TOPCON SR-3

		* 7	Ta = 25 ± 2 °	C, V _{DD} =3.3	3V, fv= 60	Hz, fdclk=	70.7MHz, I	F = 100% duty		
ltem		Symbol	Conditio n	Min.	Тур.	Max	Unit	Note		
Contrast (5 Poi		CR		300	1	1	·	(1), (2), (5)		
Response Til (Rising + F		Тят		ı	16	25	msec	(1), (3)		
_	Average Luminance of White (5 Points)		Normal	200	220	ì	cd/m ²	IF=100% duty (1), (4)		
	D. 1	Rx	Viewing		0.570					
	Red	Ry	Angle $\phi = 0$ $\theta = 0$	0 0 Typ-	0.340	Тур +0.03	-	(1), (5)		
		Gx			0.330					
Color	Green	GY			0.560					
Chromaticity (CIE)	Dive	Вх		0.03	0.160					
	Blue	Ву			0.135					
	\\/\b:to	Wx						0.313		
	White	WY			0.329					
	Han	θι		40	45	-				
Viewing	Hor.	θн	CR ≥ 10	40	45	-	Degrees			
Angle	Ver.	фн	At center	15	15	-				
		фь		30	30-	-				
Color Ga	Color Gamut			-	45	-	%			
13 Poir White Var		δι		-	-	2.0	-	(6)		

Doc.No.	LTN156AT19-W	Rev.No	04-A00-G-111011	Page	7 / 31
DOC.140.	LINIOMI 19-W	1164.140	1 0 4 -A00-O-111011	I agc	1 / 3








Note 2) Definition of Contrast Ratio (CR): Ratio of gray max (Gmax), gray min (Gmin) at 5 points(4, 5, 7, 9, 10)


$$CR = \frac{CR(4) + CR(5) + CR(7) + CR(9) + CR(10)}{5}$$

(4), (5), (7), (9), (10) **Points** at the figure of Note (6).

Note 3) Definition of Response time:



Note 4) Definition of Average Luminance of White: measure the luminance of white at 5 points.



Doc.No.	LTN156AT19-W	Rev.No	04-A00-G-111011	Page	8 / 31		




Note 5) After stabilizing and leaving the panel alone at a given temperature for 30 min , the measurement should be executed. Measurement should be executed in a stable, windless, and dark room. 30 min after lighting the backlight. This should be measured in the center of screen.


IF current: 22mA


Global LCD Panel Exchange Center

Environment condition : Ta = 25 ± 2 °C



[Optical characteristics measurement setup]





Page Doc.No. LTN156AT19-W Rev.No 04-A00-G-111011 9 / 31

3. ELECTRICAL CHARACTERISTICS

Approval


3.1 TFT LCD MODULE

Ta= 25 \pm 2°C


ltem		Symbol	Min.	Тур.	Max.	Unit	Note
Voltage of Power Supply		V _{DD}	3.0	3.3	3.6	٧	
Differential Input	High	ViH	-	-	+100	mV	V _{CM} = +1.2V
Voltage for LVDS Receiver Threshold	Low	VIL	-100	-	-	mV	
Vsync Frequency		fv	-	60	-	Hz	
Main Frequer	Main Frequency		66.14	70.7	83.88	MHz	-
Rush Currer	Rush Current		1	ı	1.5	A	(4)
	White		1	230	1	mA	
Current of Power Supply	Mosaic	IDD	-	230		mA	*a),b),c)
	V.stripe		-	300	350	mA	

Note (1) Display data pins and timing signal pins should be connected.(GND = 0V)

- (2) $f_V = 60$ Hz, $f_{DCLK} = 72.33$ MHZ, $V_{DD} = 3.3$ V, DC Current.
- (3) Power dissipation pattern



Doc.No.	LTN156AT19-W	Rev.No	04-A00-G-111011	Page	10 / 31	
---------	--------------	--------	-----------------	------	---------	--





3.2 LED Driver

- On board LED Driver (Intersil)

Ta= 25 \pm 2 °C

Item-	Symbol	Min.	Тур.	Max.	Unit	Note
Input Voltage	Vin	7	12	20	V	-
Input Current	I	-	270	-	mA	-
power consumption	Р	-	0.9	1.0	W	@ 60nit
	F	-	3.3	3.5	W	@ Max
EN control level	ON	2.0	-	-	V	
	OFF	-	-	0.8	V	
DWM control lovel	ON	2.0	-	-	V	
PWM control level	OFF	-	-	0.8	V	
PWM Control Duty	D	5	1	100	%	PWM freq : 200Hz~10KHz
Ratio	D	10	ı	100	1	PWM freq : 1KHz~10KHz
External PWM Dimming Control Frequency (BLIM)	F _{вым}	0.2	1	10	kHz	
Operating Life Time	Hr	10,000	-	-	Hour	

Note (1) Life time (Hr) of LEDs can be defined as the time in which it continues to operate under the condition Ta= 25 ± 2 °C and IF = 22mArms until one of the following event occurs. When the brightness becomes 50% or lower than the original.

3.3 BACK-LIGHT UNIT


Ta= 25 ± 2 °C

Item	Symbol	Min.	Тур.	Max.	Unit	Note
LED Forward Current	IF	-	22	-	mA	
LED Forward Voltage	VF	3.0	3.2	3.4	V	
LED Array Voltage	VP	-	36	-	V	
BL consumption	Р	-	-	3.3	W	@ MAX

Doc.No.	LTN156AT19-W	Rev.No	04-A00-G-111011	Page	12 / 31	
---------	--------------	--------	-----------------	------	---------	--

②







5. INPUT TERMINAL PIN ASSIGNMENT

Approval

5.1. Input Signal & Power (LVDS, Connector: I-PEX 20455-#40E-## or equivalent)

No.	Symbol	Function	Polarity	Remarks
1	NC	No Connection (Reserved for supplier)		
2	AVDD	Power Supply 3.3V (typical)		
3	AVDD	Power Supply 3.3V (typical)		
4	DVDD	DDC 3.3V power		
5	NC	No Connection		
6	SCL	DDC Clock		
7	SDA	DDC data		
8	RIN0-	-LVDS differential data input (R0-R5, G0)	Negative	
9	RIN0+	+LVDS differential data input (R0-R5, G0)	Positive	
10	GND	Ground		
11	RIN1-	-LVDS differential data input (G1-G5, B0-B1)	Negative	
12	RIN1+	+LVDS differential data input (G1-G5, B0-B1)	Positive	
13	GND	Ground		
14	RIN2-	-LVDS differential data input (B2-B5, HS, VS, DE)	Negative	
15	RIN2+	+LVDS differential data input (B2-B5, HS, VS, DE)	Positive	
16	GND	Ground		
17	CLK-	-LVDS differential clock input	Negative	
18	CLK+	+LVDS differential clock input	Positive	
19	GND	Ground		
20	NC	No connection		
21	NC	No connection		
22	GND	Ground		
23	NC	No connection		
24	NC	No connection		
25	GND	Ground		
26	NC	No connection		
27	NC	No connection		
28	GND	Ground		
29	NC	No Connect		
30	NC	No Connect		

l .		1				
Doc.No.	LTN156AT19-W	Rev.No	04-A00-G-111011	Page	14 / 31	



No.	Symbol	Function	Polarity	Remarks
31	VSSLED	Ground – LED		
32	VSSLED	Ground – LED		
33	VSSLED	Ground – LED		
34	NC	No Connect		
35	PWM	System PWM Signal Input (+3.3V Swing)		
36	LED_EN	LED enable pin (+3.3V Input)		
37	NC	No Connect		
38	VDDLED	LED power		
39	VDDLED	LED power		
40	VDDLED	LED power		


Samsung Secret

 Doc.No.
 LTN156AT19-W
 Rev.No
 04-A00-G-111011
 Page
 15 / 31

5.2 LVDS Interface

5.2.1 LVDS DC Input


ITEM	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
LVDS Differential Voltage	VID	200	ı	600	mV	
Input Common Mode Voltage	V _{CM}	0.4	1.2	1.7	V	



5.2.1 LVDS AC Input


ITE	EM	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
LVDS input Clock Frequency		F _{CLK_LVDS}	30		100	Mhz	
LVDS RX skew Right margin	100MHz		1	ı	270	ps	(1),(2)
	50MHz	T _{RSRM}		-	700	ps	(1),(2)
LVDS RX skew	100MHz		-270	_	-	ps	(1),(2)
Left margin	50MHz		-700	-	-	ps	(1),(2)
Maximum deviation of LVDS input clock during SSCG		F _{CLK_DEV}	ı	1	± 3	%	(3)
Modulating frequency of LVDS input clock during SSCG		F _{CLK_MOD}	30	ı	300	KHz	(3)

Note (1): LVDS Receiver Skew (Strobe) Margin




Doc.No.	LTN156AT19-W	Rev.No	04-A00-G-111011	Page	16 / 31	
---------	--------------	--------	-----------------	------	---------	--





Samsung Secret

04-A00-G-111011 Doc.No. LTN156AT19-W Rev.No Page 17 / 31




6. INTERFACE TIMING

Approval

6.1 Timing Parameters

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
Frame Frequency	Cycle	TV	773	790	810	Lines	
Vertical Active Display Term	Display Period	TVD	1	768	-	Lines	
One Line Scanning Time	Cycle	TH	1426	1526	1726	Clocks	
Horizontal Active Display Term	Display Period	THD	-	1366		Clocks	

6.2 Timing diagrams of interface signal



Doc.No.	LTN156AT19-W	Rev.No	04-A00-G-111011	Page	19 / 31
---------	--------------	--------	-----------------	------	---------




6.3 Power ON/OFF Sequence

Global LCD Panel Exchange Center

Approval

: To prevent a latch-up or DC operation of the LCD module, the power on/off sequence should be as the diagram below.



Power ON/OFF Sequence

· · · · · · · · · · · · · · · · · · ·							
Timing (ms)	Remarks						
0.5 <t1≤10< td=""><td>V_{DD} rising time from 10% to 90%</td></t1≤10<>	V _{DD} rising time from 10% to 90%						
0 < T2 ≤ 50	Delay from V _{DD} to valid data at power ON						
0 < T3 ≤ 50	Delay from valid data OFF to V _{DD} OFF at power Off						
500 ≤T4	V _{DD} OFF time for Windows restart						
300 ≤T5	Delay from valid data to B/L enable at power ON						
200 ≤T6	Delay from valid data off to B/L disable at power Off						
0 < T7 ≤10	V _{DD} falling time from 90% to 10%						
0.5 <t8≤10< td=""><td>LED V_{in} rising time from 10% to 90%</td></t8≤10<>	LED V _{in} rising time from 10% to 90%						
0.5 <t9≤10< td=""><td>LED V_{in} falling time from 90% to 10%</td></t9≤10<>	LED V _{in} falling time from 90% to 10%						
0 ≤T10	Delay from LED driver Vin rising time 90% to PWM ON						
0≤T11	Delay from PWM Off to LED driver Vin falling time 10%, Must Keep rule						
0≤T12	Delay from PWM ON to B/L Enable ON, Must Keep rule						
0 ≤T13	Delay from B/L Enable Off to PWM Off						

Power Sequence & Timing Parameters

Doc.No.	LTN156AT19-W	Rev.No	04-A00-G-111011	Page	20 / 31



6.3 Power ON/OFF Sequence


Approval


NOTE.

- (1) The supply voltage of the external system for the module input should be the same as the definition of VDD.
- (2) Apply the lamp voltage within the LCD operation range. When the back-light turns on before the LCD operation or the LCD turns off before the back-light turns off, the display may momentarily become white.
- (3) In case of VDD = off level, please keep the level of input signals on the low or keep a high impedance.
- (4) T4 should be measured after the module has been fully discharged between power off and on period.
- (5) Interface signal shall not be kept at high impedance when the power is on.

Samsung Secret

 Doc.No.
 LTN156AT19-W
 Rev.No
 04-A00-G-111011
 Page
 21 / 31








8. PACKING

- 1. CARTON(Internal Package)
 - (1) Packing Form
 Corrugated fiberboard box and corrupad form as shock absorber
 - (2) Packing Method



Note 1)Total Weight: Approximately 20 kg

2) Acceptance number of piling : 36 sets 3) Carton size : $469(W) \times 373(D) \times 347(H)$

Doc.No.	LTN156AT19-W	Rev.No	04-A00-G-111011	Page	24 / 31	
---------	--------------	--------	-----------------	------	---------	--



(3)Packing Material





Lev	No	Part Name	Q'TY	Flute Type	Material
0	0	ASSY PACKING BOX	1		
1	1	PAD_TOP	1	В	
1	2	TRAY	9	Е	
1	3	RIB	10	BB	
1	4	Protector Body	1	BB	
1	5	PAD_SIDE	1	BB	
1	6	PAD_BOTTOM	1	BB	
1	7	AL Bag	1		AL + PET
1	8	OUT BOX	1	Α	

9. MARKINGS & OTHERS

A nameplate bearing followed by is affixed to a shipped product at the specified location on each product.


(1)Parts number : LTN156AT19(2)Revision code : 3 letters

(3)Lot number

SEC Revision Code

Panel number
Cell ID
Lot ID
Month
Year
Product Code
Line

(5) Nameplate Indication



Parts name : LTN156AT19
Lot number : XXXXXXXXX


Inspected work week : 1025(2010 year, 25nd week)

Samsung Secret

 Doc.No.
 LTN156AT19-W
 Rev.No
 04-A00-G-111011
 Page
 25 / 31



Global LCD Panel Exchange Center





10. GENERAL PRECAUTIONS

Approval

1. Handling

- (a) When the module is assembled, It should be attached to the system firmly using every mounting holes. Be careful not to twist and bend the modules.
- (b) Refrain from strong mechanical shock and / or any force to the module. In addition to damage, this may cause improper operation or damage to the module and CCFT back-light.
- (c) Note that polarizers are very fragile and could be easily damaged. Do not press or scratch the surface harder than a HB pencil lead.
- (d) Wipe off water droplets or oil immediately. If you leave the droplets for a long time, Staining and discoloration may occur.
- (e) If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.
- (f) The desirable cleaners are water, IPA (Isoprophyl Alcohol) or Hexane.

 Do not use Ketone type materials(ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.
- (g) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs or clothes, it must be washed away thoroughly with soap.
- (h) Protect the module from static, it may cause damage to the C-MOS Gate Array IC.
- (i) Use fingerstalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (j) Do not disassemble the module.
- (k) Do not pull or fold the lamp wire.
- (I) Do not adjust the variable resistor which is located on the back side.
- (m) Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.
- (n) Pins of I/F connector shall not be touched directly with bare hands.

Doc.No.	LTN156AT19-W	Rev.No	04-A00-G-111011	Page	27 / 31	
---------	--------------	--------	-----------------	------	---------	--



2. STORAGE

Approval

- (a) Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 5 to 40 °C and relative humidity of less than 70%.
- (b) Do not store the TFT-LCD module under the direct sunlight.
- (c) The module shall be stored in a dark place. It is prohibited to apply sunlight or fluorescent light during storage.
- (d) Storage period is recommended not to exceed 1 year.

3. OPERATION

- (a) Do not connect, disconnect the module in the "Power On" condition.
- (b) Power supply should always be turned on/off by following item 6.3 "Power on/off sequence ".
- (c) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall be done by system manufacturers. Grounding and shielding methods may be important to minimize the interference.
- (d) The standard limited warranty is only applicable when the module is used for general notebook applications. If used for purposes other than as specified, SEC is not to be held reliable for the defective operations. It is strongly recommended to contact SEC to find out fitness for a particular purpose.

4. OTHERS

- (a) Ultra-violet ray filter is necessary for outdoor operation.
- (b) Avoid condensation of water. It may result in improper operation or disconnection of electrode.
- (c) Do not exceed the absolute maximum rating value. (the supply voltage variation, input voltage variation, variation in part contents and environmental temperature, so on) Otherwise the module may be damaged.
- (d) If the module displays the same pattern continuously for a long period of time, it can be the situation when the image "sticks" to the screen.
- (e) This module has its circuitry PCB's on the rear side and should be handled carefully in order not to be stressed.

Doc.No. LTN156AT19-W Rev.No 04-A00-G-111011 Page	28 / 31
--	---------



11. EDID

Approval

		Value			ASCII	
	FUNCTION		BIN	DEC	or	Notes
(HEX)		HEX			Data	
00		00	00000000	0		
01		FF	11111111	255		
02		FF	11111111	255		
03	Haadan	FF	11111111	255		EDID Handar
04	Header	FF	11111111	255		EDID Header
05		FF	11111111	255		
06		FF	11111111	255		
07		00	00000000	0		
08		4C	01001100	76	S	3 character ID
	ID Manufacturer Name				E	
09		A3	10100011	163	С	"SEC"
0A	ID Product Code	4A	01001010	74	[J]	
0B	ID Floddet Code	32	00110010	50	[2]	
0C		00	00000000	0		
0D	32-bit serial no.	00	00000000	0		
0E	32-bit serial flo.	00	00000000	0		
0F		00	00000000	0		
10	Week of manufacture	00	00000000	0		
11	Year of manufacture	15	00010101	21	2011	2011
12	EDID Structure Ver.	01	00000001	1	1	EDID Ver. 1.0
13	EDID revision #	03	00000011	3	3	EDID Rev. 3
14	Video input definition	80	10000000	128		
15	Max H image size	22	00100010	34	34	34 cm(approx)
16	Max V image size	13	00010011	19	19	19 cm(approx)
17	Display Gamma	78	01111000	120	2.2	Gamma 2.2
18	Feature support	0A	00001010	10		
19	Red/green low bits	09	00001001	9		01000010
1A	Blue/white low bits	25	00100101	37		11010101
1B	Red x/ high bits	92	10010010	146	0.570	Red x 0.587=
15	rtod X mgn bits	02	10010010	140		10011000
1C	Red y	57	01010111	87	0.340	Red y 0.344=
10	rtod y		01010111	01		01010111
1D	Green x	54	01010100	84	0.330	Green x 0.320=
	GIGGITX		01010100	0 1		01010010
1E	Green y	8F	10001111	143	0.560	Green y 0.541=
	Gracity	O.	10001111	1 10		10001100
1F	Blue x	29	00101001	41	0.160	Blue x 0.155=
	2.00 X					00100111
20	Blue y	22	00100010	34	0.135	Blue y 0.130=
	2.00)		00.000.0	•		00100001
21	White x	50	01010000	80	0.313	White x 0.313=
						01010000
22	White y	54	01010100	84	0.329	White y 0.329=
		_				01010100
23	Established timing 1	00	00000000	0		601.088
24	Established timing 2	00	00000000	0		
25	Established timing 3	00	00000000	0		
26	Standard timing #1	01	00000001	1		not used
27	3 ··	01	00000001	1		
28 29	Standard timing #2	01	00000001	1		not used
	•	01	00000001	1		

Doc.No.	LTN156AT19-W	Rev.No	04-A00-G-111011	Page	29 / 31
---------	--------------	--------	-----------------	------	---------



O1
01 00000001 1 not used 01 0011110 86 1366 Hor active 01 <td< th=""></td<>
01 00000001 1 not used 01 0001101 86 1366 Hor active 02 <td< td=""></td<>
01 00000001 1 01 00000001 1 01 00000001 1 01 00000001 1 01 00000001 1 01 00000001 1 01 00000001 1 01 00000001 1 01 00000001 1 01 00000001 1 1B 00011011 27 56 01010110 86 1366 Hor active 78 01111000 120 Hor blanking 4bit: 4bit 00 0000000 0 768 Vertcal active 18 00011000 24 24 Vertical blanking 30 00110000 48 48 Hor sync. Offset 20 0010000 32 32 H sync. Width 25 00100101 37 2 V sync. Offset V sync. Width 2 V sync. Width 58 01011000
01 00000001 1 not used 9E 10011110 158 70.7 Main clock 1B 00011011 27 Main clock 78 01111000 120 Hor blanking 4bit: 4bit 4bit: 4bit 4bit: 4bit 00 00000000 0 768 Vertical active 18 00011000 24 24 Vertical blanking 30 00110000 48 48 Hor sync. Offset 20 00100000 32 32 H sync. Width 00 00000000 0 Vsync. Offset Vsync. Offset 00 00000000 0 2bit: 2bit: 2bit: 2bi
01 00000001 1 01 00000001 1 01 00000001 1 01 00000001 1 01 00000001 1 01 00000001 1 01 00000001 1 01 00000001 1 01 00000001 1 01 00000001 1 01 00000001 1 01 0001101 27 56 01010110 86 1366 Hor active 78 01111000 120 Hor blanking 4bit: 4bit 4bit: 4bit 4bit: 4bit 30 00110000 24 24 Vertical blanking 30 00110000 48 48 Hor sync. Offset 20 00100000 32 32 H sync. Width 25 00100101 37 5 V sync. Width 00 00000000 0 2bit: 2bit: 2bit :2bit
01 00000001 1 not used 9E 10011110 158 70.7 Main clock 1B 00011011 27 Main clock 78 01111000 120 Hor blanking 50 01010000 80 4bit : 4bit 00 00000000 0 768 Vertcal active 18 00011000 24 24 Vertical blanking 30 0011000 48 48 Hor sync. Offset 20 0010000 32 32 H sync. Width 25 00100101 37 2 V sync. Offset V sync. Width 2bit : 2bit : 2bit : 2bit 2bit : 2bit : 2bit 58 01011000 88 344 H image size C2 11000010 <
01 00000001 1 01 00000001 1 01 00000001 1 01 00000001 1 01 00000001 1 01 00000001 1 01 00000001 1 01 00000001 1 01 00011011 27 56 0101010 86 1366 Hor active 78 01111000 120 Hor blanking 50 01010000 80 4bit : 4bit 00 00000000 0 768 Vertcal active 18 00011000 24 24 Vertical blanking 30 00110000 48 48 Hor sync. Offset 20 00100000 32 32 H sync. Width 25 00100101 37 2 V sync. Offset V sync. Width Vidth 2bit : 2bit : 2bit : 2bit : 2bit 58 0101000 88 344 H ima
01 00000001 1 not used 01 00000001 1 not used 01 00000001 1 not used 9E 10011110 158 70.7 Main clock 1B 00011011 27 Main clock 56 01010110 86 1366 Hor active 78 01111000 120 Hor blanking 50 01010000 80 4bit : 4bit 00 00000000 0 768 Vertical active 18 00011000 24 24 Vertical blanking 30 00110000 48 48 Hor sync. Offset 20 0010000 32 32 H sync. Width 25 00100101 37 2 V sync. Offset V sync. Width 2bit : 2bit : 2bit : 2bit : 2bit : 2bit 58 01011000 88 344 H image size C2 11000010 194 194 Vimage size
01 00000001 1 01 00000001 1 01 00000001 1 9E 10011110 158 1B 00011011 27 56 01010110 86 1366 Hor active 78 01111000 120 Hor blanking 50 01010000 80 Vertcal active 00 00000000 0 768 Vertical blanking 30 00110000 48 4bit: 4bit 4bit: 4bit 30 00110000 48 Hor sync. Offset 20 0010000 32 32 H sync. Width 25 00100101 37 2 V sync. Offset V sync. Width V sync. Width 2bit: 2bit: 2bit: 2bit: 2bit 58 01011000 88 344 H image size C2 11000010 194 194 Vimage size
01 00000001 1 not used 9E 10011110 158 70.7 Main clock 1B 00011011 27 Main clock 56 01010110 86 1366 Hor active 78 01111000 120 Hor blanking 50 01010000 80 4bit : 4bit 00 00000000 0 768 Vertcal active 18 00011000 24 24 Vertical blanking 30 00110000 48 48 Hor sync. Offset 20 00100000 32 32 H sync. Width 25 00100101 37 2 V sync. Offset V sync. Width V sync. Width 00 00000000 0 2bit : 2bit :2bit :2bit :2bit 58 01011000 88 344 H image size C2 11000010 194 194 V image size
01 00000001 1 9E 10011110 158 70.7 Main clock 1B 00011011 27 Main clock 56 01010110 86 1366 Hor active 78 01111000 120 Hor blanking 50 01010000 80 4bit : 4bit 00 00000000 0 768 Vertcal active 18 00011000 24 24 Vertical blanking 30 00110000 48 48 Hor sync. Offset 20 00100000 32 32 H sync. Width 25 00100101 37 2 V sync. Offset V sync. Width V sync. Width 58 01011000 88 344 H image size C2 11000010 194 194 V image size 10 00010000 16
1B 00011011 27 Main clock 56 01010110 86 1366 Hor active 78 01111000 120 Hor blanking 50 01010000 80 4bit : 4bit 00 00000000 0 768 Vertcal active 18 00011000 24 24 Vertical blanking 30 00110000 48 4bit : 4bit 30 00110000 48 Hor sync. Offset 20 00100000 32 32 H sync. Width 25 00100101 37 2 V sync. Offset V sync. Width V sync. Width 2bit : 2bit : 2bit : 2bit : 2bit 58 01011000 88 344 H image size C2 11000010 194 194 V image size 10 00010000 16
1B 00011011 27 56 01010110 86 1366 Hor active 78 01111000 120 Hor blanking 50 01010000 80 4bit: 4bit 00 00000000 0 768 Vertical active 18 00011000 24 24 Vertical blanking 30 00110000 48 48 Hor sync. Offset 20 00100000 32 32 H sync. Width 25 00100101 37 2 V sync. Offset V sync. Width V sync. Width 58 01011000 88 344 H image size C2 11000010 194 194 V image size 10 00010000 16 Vimage size
78 01111000 120 Hor blanking 50 01010000 80 4bit: 4bit 00 00000000 0 768 Vertcal active 18 00011000 24 24 Vertical blanking 30 00110000 48 4bit: 4bit 30 00110000 48 H sync. Offset 20 00100000 32 32 H sync. Width 25 00100101 37 2 V sync. Width 00 00000000 0 2bit: 2bit: 2bit: 2bit 2bit: 2bit: 2bit 58 01011000 88 344 H image size C2 11000010 194 194 V image size 10 00010000 16
50 01010000 80 4bit : 4bit 00 00000000 0 768 Vertcal active 18 00011000 24 24 Vertical blanking 30 00110000 48 4bit : 4bit 30 00110000 48 H sync. Offset 20 00100000 32 32 H sync. Width 25 00100101 37 2 V sync. Offset V sync. Width V sync. Width 58 01011000 88 344 H image size C2 11000010 194 194 V image size 10 00010000 16
00 00000000 0 768 Vertcal active 18 00011000 24 24 Vertical blanking 30 00110000 48 4bit : 4bit 30 00110000 48 H sync. Offset 20 00100000 32 32 H sync. Width 25 00100101 37 2 V sync. Offset V sync. Width V sync. Width 58 01011000 88 344 H image size C2 11000010 194 194 V image size 10 00010000 16
18 00011000 24 24 Vertical blanking 30 00110000 48 4bit : 4bit 30 00110000 48 Hor sync. Offset 20 00100000 32 32 H sync. Width 25 00100101 37 Vsync. Offset Vsync. Width 00 00000000 0 2bit : 2bit : 2bit : 2bit 2bit : 2bit : 2bit : 2bit 58 01011000 88 344 H image size C2 11000010 194 194 Vimage size 10 00010000 16
30 00110000 48 4bit: 4bit 30 00110000 48 48 Hor sync. Offset 20 00100000 32 32 H sync. Width 25 00100101 37 V sync. Offset V sync. Width V sync. Width 20 00000000 0 2bit: 2bit: 2bit: 2bit 48 H image size H image size V image size C2 11000010 194 194 V image size
30 00110000 48 48 Hor sync. Offset 20 00100000 32 32 H sync. Width 25 00100101 37 Vsync. Offset V sync. Width Vsync. Width 20 201010000 200000000 48 344 H image size C2 11000010 194 10 00010000 16
20 00100000 32 32 H sync. Width 25 00100101 37 2 V sync. Offset V sync. Width V sync. Width 20 00000000 0 2bit : 2bit : 2bit : 2bit : 2bit 58 01011000 88 344 H image size C2 11000010 194 194 V image size 10 00010000 16
25 00100101 37 2 V sync. Offset V sync. Width 00 00000000 0 2bit : 2bit :2bit :2bit 58 01011000 88 344 H image size C2 11000010 194 194 V image size 10 00010000 16
25
00 00000000 0 2bit : 2bit :2bit :2
C2 11000010 194 194 Vimage size 10 00010000 16 Image size
10 00010000 16
00 00000000 0
00 00000000 0 00 00000000 0 Value=HSPWmin / 2
00 00000000 0 00 00000000 0 Value=HSPWmin / 2 Value=HSPWmax / 2
00 00000000 0 00 00000000 0 00 00000000 0 Value=HSPWmax / 2 0 00 00000000 0 Value=Thbpmin /2
00 00000000 0 00 00000000 0 00 00000000 0 00 00000000 0 00 00000000 0 00 00000000 0 Value=Thbpmin /2 Value=Thbpmax /2
00 00000000 0 00 00000000 0 Value=HSPWmin / 2 00 00000000 0 Value=HSPWmax / 2 00 00000000 0 Value=Thbpmin / 2 00 00000000 0 Value=Thbpmax / 2 00 00000000 0 Value=VSPWmin / 2
00 00000000 0 00 00000000 0 Value=HSPWmin / 2 00 00000000 0 Value=HSPWmax / 2 00 00000000 0 Value=Thbpmin / 2 00 00000000 0 Value=Thbpmax / 2 00 00000000 0 Value=VSPWmin / 2 00 00000000 0 Value=VSPWmax / 2
00 00000000 0 00 00000000 0 Value=HSPWmin / 2 00 00000000 0 Value=HSPWmax / 2 00 00000000 0 Value=Thbpmin / 2 00 00000000 0 Value=Thbpmax / 2 00 00000000 0 Value=VSPWmin / 2 00 00000000 0 Value=Tvbpmin / 2 00 00000000 0 Value=Tvbpmin / 2
00 00000000 0 00 00000000 0 Value=HSPWmin / 2 00 00000000 0 Value=HSPWmax / 2 00 00000000 0 Value=Thbpmin / 2 00 00000000 0 Value=Thbpmax / 2 00 00000000 0 Value=VSPWmin / 2 00 00000000 0 Value=Tvbpmin / 2 00 00000000 0 Value=Tvbpmax / 2 00 00000000 0 Value=Tvbpmax / 2
00 00000000 0 00 00000000 0 00 00000000 0 00 00000000 0 00 00000000 0 00 00000000 0 00 00000000 0 00 00000000 0 00 00000000 0 00 00000000 0 00 00000000 0 00 00000000 0 00 00000000 0 00 00000000 0 Value=Tvbpmin / 2 0 00 00000000 0 Value=Tvbpmax / 2 0 23 00100011 35 Thpmin=value*2 + HA pixelclks
00 00000000 0 00 00000000 0 00 00000000 0 00 00000000 0 00 00000000 0 00 00000000 0 00 00000000 0 00 00000000 0 00 00000000 0 00 00000000 0 00 00000000 0 00 00000000 0 00 00000000 0 Value=Tvbpmin / 2 0 00 00000000 0 Value=Tvbpmax / 2 0 23 00100011 35 Thpmin=value*2 + HA pixelclks 87 10000111 135 Thpmax=value*2 + HA pixelclks
00 00000000 0 00 00000000 0 00 00000000 0 00 00000000 0 00 00000000 0 00 00000000 0 00 00000000 0 00 00000000 0 00 00000000 0 00 00000000 0 00 00000000 0 00 00000000 0 00 00000000 0 00 00000000 0 Value=Tvbpmin / 2 0 00 00000000 0 Value=Tvbpmax / 2 0 23 00100011 35 Thpmin=value*2 + HA pixelclks
00 00000000 0 No Vertical Borde 19 00011001 25 00 00000000 0 00 00000000 0

Doc.No.	LTN156AT19-W	Rev.No	04-A00-G-111011	Page	31 / 31	
---------	--------------	--------	-----------------	------	---------	--